

5-22-00

SIEMENS Corporation

IPD-West Coast
4900 Old Ironside Drive, M/S 503
P.O. Box 58075
Santa Clara, CA 95052-8075

PATENT APPLICATION

Attorney Docket No. : 00 P 7629 US

Express Mail Label No.: EL395672210US

Date of Deposit: 18 May 2000

ic759 U.S. PTO
09/574647

05/18/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

THE ASSISTANT COMMISSIONER FOR PATENTS

Washington, D.C. 20231

TRANSMITTAL LETTER FOR NEW APPLICATION

Sir:

Transmitted herewith for filing is a(n) ☒ Original patent application.
☒ Utility ☐ Design ☐ Continuation-in-part application

INVENTOR(S): Schelto Van Doorn

TITLE: ELECTRICALLY CONNECTING INTEGRATED CIRCUITS AND TRANSDUCERS

Enclosed with this transmittal (submitted in duplicate) are the following:

- ☒ EIGHT (8) page specification.
☒ TWO (2) sheets of drawings ☒ formal drawings ☐ informal drawings (one set)
☒ The Declaration and Power of Attorney ☒ signed ☐ unsigned
☒ An Assignment Transmittal and Assignment to Infineon Technologies North America Corp.
☒ Information Disclosure Statement with PTO1449 and SIX (6) references.
☒ Filing fee has been calculated as shown below (other than small entity):

For	Number Filed	Number Extra	Rate	Additional Fees
Total Claims	19 - 20	= 0	x \$ 18	\$ 0.00
Indep. Claims	3 - 3	= 0	x \$ 78	\$ 0.00
<input type="checkbox"/> First Presentation of a Multiple Dependent Claim			x \$260	\$ 0.00
			Basic filing Fee	\$690.00
			Total	\$690.00

Please charge my Deposit Account No. 19-2179 in the amount of \$690.00. The Commissioner is hereby authorized to charge any fees that may be required, or credit any overpayment to Deposit Account No. 19-2179 pursuant to 37 CFR 1.25. A duplicate copy of this sheet is enclosed.

PLEASE MAIL CORRESPONDENCE TO:

Siemens Corporation
Attn: Elsa Keller, Legal Administrator
Intellectual Property Department
186 Wood Avenue South
Iselin, NJ 08830

Respectfully submitted,

Heather S. Vance
Heather S. Vance
Attorney for Applicant(s)
Reg. No.: 39,033
Date: 5/18/00
Telephone: (408) 492-5085

EXPRESS MAIL NO.: EL395672210US
DATE OF MAILING: 18 May 2000

ATTORNEY DOCKET NO.: 00 P 7629 US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

This is a U.S. Patent Application for:

Title: **ELECTRICALLY CONNECTING INTEGRATED CIRCUITS AND
TRANSDUCERS**

Inventor: SCHELTO VAN DOORN
Address: 6569 Fifewood Court, San Jose, CA 95120
Citizenship: Netherlands

003750 2457500

ELECTRICALLY CONNECTING INTEGRATED CIRCUITS AND TRANSDUCERS

TECHNICAL FIELD

This invention relates to apparatus and methods of electrically connecting
5 integrated circuits and transducers.

BACKGROUND

A transducer produces a standardized output in accordance with
prescribed protocols, regardless of the medium (e.g., optical fiber or electrical
conductor) through which the data is transmitted or received. A transducer
10 typically plugs into a motherboard or circuit card in a computer (e.g., personal
computer, workstation, mainframe or server) or a peripheral device (e.g., a mass
storage device). Jumper cables transmit data between different computers,
between a computer and one or more peripheral devices, and between printed
circuit boards inside the computers or peripheral devices. Data may be
15 transferred using a variety of jumper cable technologies, including multimode
optical fiber cables, single mode optical fiber cables, and copper cables (e.g.,
twinax and coax copper cables). Transducers transition between the transfer
media of the jumper cables and the electronic data transfer protocols of the
integrated circuits inside the computers and peripheral devices. For example, an
20 opto-electronic transceiver module provides bi-directional transmission of data
between the electrical interface of an integrated circuit and an optical data link
(e.g., a fiber optic jumper cable). The module receives electrically encoded data
signals, converts these signals into optical signals and transmits them over the
optical data link. The module also receives optically encoded data signals,
25 converts these signals into electrical signals and transmits them to the electrical
interface. As used herein, the term "transducer" refers to a transducer that
supports one-way communication and to a transducer (or "transceiver") that
supports two-way (or bi-directional) communication.

SUMMARY

The invention features apparatus and methods of electrically connecting integrated circuits and transducers. In accordance with this inventive scheme, a transducer includes a base mountable on a substrate, and an input/output (I/O) lead configured to contact an I/O lead of an integrated circuit mounted on the substrate (e.g., a printed circuit board). The transducer may be mounted on the substrate to contact the I/O lead of the transducer to the integrated circuit I/O lead.

As used herein, the term "integrated circuit" broadly refers to an electronic component mountable on a substrate supporting one or more electrically conductive traces (or paths or channels) designed to carry electrical signals between the integrated circuit and one or more other electronic components. The term "I/O lead" broadly refers to an interface that enables a device (e.g., a transducer or an integrated circuit) to transmit data, receive data, or both.

Embodiments may include one or more of the following features.

The transducer I/O lead preferably is configured to electrically connect to the integrated circuit I/O lead independently of any electrically conductive path of the substrate. The transducer I/O lead may be configured to contact the integrated circuit I/O lead at a transducer surface substantially parallel to a mounting surface of the substrate. Alternatively, the transducer I/O lead may be configured to contact the integrated circuit I/O lead at a transducer surface adjacent to a mounting surface of the substrate. The transducer I/O lead may be configured to contact a pin I/O lead or a solder ball lead of the integrated circuit.

The transducer preferably includes a power input lead connectable to a power line of the substrate. The transducer also preferably includes a transductional device (e.g., an electronic device or an opto-electronic device).

Among the advantages of the invention are the following. The direct electrical connections between the transducers and the integrated circuits provide high-speed communication channels that avoid the parasitic and high-inductance limitations generally associated with conventional metallic printed circuit board traces. At the same time, the transducers are compatible with existing printed circuit board technologies and integrate circuit technologies. The invention, therefore, may be readily integrated into existing computer systems.

Other features and advantages of the invention will become apparent from the following description, including the drawings and the claims.

DESCRIPTION OF DRAWINGS

FIG. 1 is a diagrammatic side view of a computer system that includes a backplane and four printed circuit boards coupled by respective jumper cables.

FIG. 2 is a diagrammatic cross-sectional side view of a transducer with a vertical surface I/O lead in direct electrical contact with an I/O pin lead of an integrated circuit.

FIG. 3A is a diagrammatic cross-sectional side view of a transducer with a horizontal surface I/O lead in direct electrical contact with an I/O pin lead of an integrated circuit.

FIG. 3B is a diagrammatic cross-sectional side view of a transducer with a horizontal surface I/O lead in direct electrical contact with an I/O ball grid array lead of an integrated circuit.

DETAILED DESCRIPTION

Referring to FIG. 1, a computer system 10 includes a backplane 12 into which printed circuit boards 14, 16, 18 and 20 are plugged. Jumper cables 22, 24 and 26 couple printed circuit boards 14-20 through transducers 28, 30, 32, 34, 36, 38, each of which is in direct electrical contact with a respective integrated circuit 40, 42, 44, 46, 48, 50. Jumper cables 22-26 couple to transducers 28-38 through respective mating connectors. Transducers 28-38 transition between the electronic data transfer protocols of integrated circuits 40-50 and the data transfer protocols of jumper cables 22-26. The direct electrical connections between transducers 28-38 and integrated circuits 40-50 provide high-speed communication channels that avoid the parasitic and high-inductance limitations generally associated with conventional metallic printed circuit board traces. At the same time, transducers 28-38 are compatible with existing printed circuit board and integrate circuit technologies and, therefore, may be readily integrated into existing computer systems.

In an alternative embodiment, jumper cables 22-26 may extend out of backplane 12 to integrated circuits of other computer systems. Also, transducers

28-38 may be located at the edges of printed circuit boards 14-20, or they may be located in central areas of printed circuit boards 14-20.

As used herein, the term "direct electrical connection refers to a relatively short electrical connection between the I/O leads of a transducer and an
5 integrated circuit that does not include an electrical path of the printed circuit board. The term "printed circuit board" broadly refers to a substrate on which one or more electronic components (e.g., chips or integrated circuits) may be supported. Examples of printed circuit boards include motherboards, expansion boards, daughter-boards (or circuit cards), controller boards, network interface
10 cards, input/output cards and adapter cards (e.g., video and audio adapter cards).

Jumper cables 22-26 may use any one of a variety of different transfer media and media connectors. For example, jumper cables 22-26 may be optical fiber cables (e.g., a single mode or a multimode optical fiber cables) or electrical (copper) cables (e.g., a twinax or a coax copper cables). The cables may be
15 single-channel cables or multi-channel ribbon cables. The mating jumper cable and transducer connectors may conform to any one of a variety of optical and copper interface standards, including HSSDC2-type, RJ-type, SC-type, SG-type, ST-type and LC-type connectors, ribbon cable connectors, and twinax and coaxial cable connectors (e.g., SMA connectors).

20 The components (e.g., transducers 28-38 and integrated circuits 40-50) supported on printed circuit boards 14-20 may be housed in ball grid array (BGA) packages that include die carriers with bottom surfaces supporting a plurality of solder balls (or bumps) that connect to contacts on the surfaces of the printed circuit boards. The BGA packages may include an over molded pad array carrier
25 or a ceramic substrate material that houses the printed circuit board components. In alternative embodiments, the printed circuit board components may be mounted to the printed circuit boards using surface mount technology (SMT) or other mounting technique, such as, bore soldering ("pin through-hole") technology or flip-chip technology. In other embodiments, transducers 28-38 and
30 integrated circuits 40-50 may be mounted on single-sided printed circuit boards rather than two-sided printed circuit boards 14-20.

Referring to FIG. 2, in one embodiment, a transducer 60 includes a base 62 which is mountable on a substrate 64 (e.g., a printed circuit board), and a vertical I/O surface lead 66 configured to make direct electrical contact with an I/O lead

68 of an integrated circuit 70 which is mounted to substrate 64. Transducer 60 and integrated circuit 70 have respective power input leads 72, 74 that connect to power lines on substrate 64. Transducer 60 and integrated circuit 70 also may include other supporting leads (e.g., sensing and other functional leads) I/O lead 5 66 is located on a transducer housing surface that is adjacent and substantially orthogonal to the mounting surface of substrate 64. Integrated circuit 70 may be a standard dual-inline package (DIP) type integrated circuit, and I/O lead 68 may be a standard I/O pin that is bent upwards to contact transducer I/O lead 66. Transducer 60 also includes a socket (or receptacle) 76 configured to receive a 10 mating plug 78 of a jumper cable 80. A coupler 82 (e.g., an optical lens or an electrical conductor, depending upon the physical transfer medium of jumper cable 80) couples the data signals carried by jumper cable 80 to a transductional device 84 (e.g., an electronic or opto-electronic transceiver). Transductional device 84 transitions between the data transfer protocols of jumper cable 80 and 15 the electronic data transfer protocols of integrated circuit 70. Transductional device 84 is mounted on a circuit card 86 that carries signals between transductional device 84 and I/O lead 66. Circuit card 86 may include passive circuitry (e.g., one or more resistors), active circuitry (e.g., one or more amplifiers), or both.

20 As shown in FIGS. 3A and 3B, transducer I/O lead 66 may be located on a surface that is spaced apart from and substantially parallel to the mounting surface of the substrate. Transducer I/O lead 66 may directly contact a standard integrated circuit I/O pin 90 (FIG. 3A), or it may directly contact an integrated circuit ball grid array lead 92 (FIG. 3B).

25 Other schemes for directly connecting the transducer and integrated circuit I/O leads are contemplated. For example, the transducer I/O lead may be disposed on a surface oriented at an oblique angle with respect to the mounting surface of the substrate. In addition, other connector technologies, such as surface mount and pin-and-socket mounting technologies, may be used to directly 30 connect the transducers to the integrated circuits.

Other embodiments are within the scope of the claims.

[illegible]

1 11. A method of connecting a transducer to an integrated circuit
2 mounted on a substrate, comprising

3 mounting the transducer to the substrate, and
4 contacting an input/output (I/O) lead of the transducer to an I/O lead of
5 the integrated circuit.

1 12. The method of claim 11, wherein the transducer I/O lead electrically
2 connects to the integrated circuit I/O lead independently of any electrically
3 conductive path of the substrate.

1 13. The method of claim 11, wherein the transducer I/O lead contacts
2 the integrated circuit I/O lead at a transducer surface substantially parallel to a
3 mounting surface of the substrate.

1 14. The method of claim 11, wherein the transducer I/O lead contacts a
2 pin I/O lead of the integrated circuit.

1 15. The method of claim 11, wherein the transducer I/O lead contacts a
2 solder ball lead of the integrated circuit.

1 16. The method of claim 11, wherein the transducer I/O lead contacts
2 the integrated circuit I/O lead at a transducer surface adjacent to a mounting
3 surface of the substrate.

1 17. The method of claim 11, wherein the transducer connects to a
2 power line of the substrate when the transducer is mounted to the substrate.

1 18. A system, comprising
2 a substrate,
3 an integrated circuit mounted on the substrate and having an input/output
4 (I/O) lead, and
5 a transducer having an I/O lead configured to contact the I/O lead of the
6 integrated circuit.

1 19. The system of claim 18, wherein the transducer I/O lead is
2 configured to electrically connect to the integrated circuit I/O lead independently
3 of any electrically conductive path of the substrate.

ELECTRICALLY CONNECTING INTEGRATED CIRCUITS AND TRANSDUCERS

ABSTRACT

5 Apparatus and methods of electrically connecting integrated circuits and
transducers are described. In particular, a transducer includes a base mountable on a
substrate (e.g., a printed circuit board), and an input/output (I/O) lead configured to
contact an I/O lead of an integrated circuit mounted on the substrate. The transducer may
be mounted on the substrate to contact the transducer I/O lead to the integrated circuit I/O
10 lead. The transducer I/O lead is configured to electrically connect to the integrated circuit
I/O lead independently of any electrically conductive path of the substrate. The direct
electrical connection between the transducer and the integrated circuit provides a high-
speed communication channel that avoids the parasitic and high-inductance limitations
generally associated with conventional metallic printed circuit board traces. At the same
15 time, the transducer is compatible with existing printed circuit board technologies and
integrate circuit technologies and, therefore, may be readily integrated into existing
computer systems.




FIG. 2




FIG. 3A




FIG. 3B

DECLARATION FOR PATENT APPLICATION & POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

ELECTRICALLY CONNECTING INTEGRATED CIRCUITS AND TRANSDUCERS

the specification of which (check one)

X is attached hereto.

___ was filed on _____ as Application Serial No.
and was amended on _____ (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Codes, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIOR FOREIGN APPLICATION(S)

Priority claimed

(Number)	(Country)	(Day/month/year filed)	Yes	No
(Number)	(Country)	(Day/month/year filed)	Yes	No
(Number)	(Country)	(Day/month/year filed)	Yes	No

I hereby claim the benefits under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.)	(Filing date)	(Status)
		(patented,pending,abandoned)

(Application Serial No.)	(Filing date)	(Status)
		(patented,pending,abandoned)

Power of Attorney: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Adel A. Ahmed, Reg. No. 29,606; Stanton C. Braden, Reg. No. 32,556; Robert T. Canavan, Reg. No. 37,592; Dexter K. Chin, Reg. No. 38,842; Joseph S. Codispoti, Reg. No. 31,819; Lawrence C. Edelman, Reg. No. 29,299; Andreas Grubert, Limited Recognition Under 37 CFR §10.9(b); Mark H. Jay, Reg. No. 27,507; Stuart P. Kaler, Reg. No. 35,913; Rosa S. Kim, Reg. No. 39,728; David W. Laub, Reg. No. 38,708; Peter A. Luccarelli, Jr., Reg. No. 29,750; Jeffrey P. Morris, Reg. No. 25,307; Pasquale Musacchio, Reg. No. 36,876; Donald B. Paschburg, Reg. No. 33,753; Darryl A. Smith, Reg. No. 37,723; Erik C. Swanson, Reg. No. 40,194; Heather S. Vance, Reg. No. 39,033; Scott T. Weingaertner, Reg. No. 37,756; Robert A. Whitman, Reg. No. 36,966; and Ira Lee Zebrak, Reg. No. 31,147.

Send correspondence to:

Siemens Corporation
Intellectual Property Department
186 Wood Avenue South
Iselin, N.J. 08830

Direct telephone calls to:

Elsa Keller
Legal Administrator (908) 321-3026

I hereby declare that all statements made herein on my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false

1 1 Y

Schelto van Doorn

[Signature]
4/25/200

4/25/2000

San Jose, California

Netherlands

6569 Fifewood Court, San Jose, CA 95120